
IDT70T653M
High-Speed 2.5V 512K x 36 Asynchronous Dual-Port Static RAM
JTAG Timing Specifications
t JCYC
Industrial and Commercial Temperature Ranges
t JF
t JCL
t JR
t JCH
TCK
Device Inputs (1) /
TDI/TMS
Device Outputs (2) /
t JS
t JH
t JDC
TDO
TRST
t JRSR
t JCD
x
5679 drw 24
t JRST
NOTES:
1. Device inputs = All device inputs except TDI, TMS, TCK and TRST .
2. Device outputs = All device outputs except TDO.
JTAG AC Electrical
Characteristics (1,2,3,4,5)
70T653M
3
3
Symbol
t JCYC
t JCH
t JCL
t JR
t JF
t JRST
Parameter
JTAG Clock Input Period
JTAG Clock HIGH
JTAG Clock Low
JTAG Clock Rise Time
JTAG Clock Fall Time
JTAG Reset
Min.
100
40
40
____
____
50
Max.
____
____
____
(1)
(1)
____
Units
ns
ns
ns
ns
ns
ns
t JRSR
t JCD
JTAG Reset Recovery
JTAG Data Output
50
____
____
25
ns
ns
NOTES:
1. Guaranteed by design.
2. 30pF loading on external output signals.
t JDC
t JS
t JH
JTAG Data Output Hold
JTAG Setup
JTAG Hold
0
15
15
____
____
____
ns
ns
ns
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any
speed specified in this datasheet.
5. JTAG cannot be tested in sleep mode.
5679 tbl 20
22